Analysis of High-Performance Near-threshold Dual Mode Logic design
Abstract
A novel dual mode logic (DML) model has a superior energy-performance compare to CMOS logic. The DML model has unique feature that allows switching between both modes of operation as per the real-time system requirements. The DML functions in two dissimilar modes (static and dynamic) of operation with its specific features, to selectively obtain either low-energy or high-performance. The sub-threshold region DML achieves minimum-energy. However, sub-threshold region consequence in performance is enormous. In this paper, the working of DML model in the moderate inversion region has been explored. The near-threshold region holds much of the energy saving of sub-threshold designs, along with improved performance. Furthermore, robustness to supply voltage and sensitivity to the process temperature variations are presented. Monte carol analysis shows that the projected near-threshold region has minimum energy along with the moderate performance.References
H. Ni and J. Hu, “Near-threshold sequential circuits using improved clocked adiabatic logic in 45nm CMOS processes,” Midwest Symp. Circuits Syst., pp. 5–8, 2011.
M. Kavitha and T. Govindaraj, “Low-Power Multimodal Switch for Leakage Reduction and Stability Improvement in SRAM Cell,” Arab. J. Sci. Eng., vol. 41, no. 8, pp. 2945–2955, 2016.
R. Gonzalez, B. M. Gordon, and M. A. Horowitz, “Supply and threshold voltage scaling for low power CMOS,” IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210–1216, 1997.
T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, “Variable supply-voltage scheme for low-power high-speed CMOS digital design,” IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 454–461, 1998.
D. Marković, V. Stojanović, B. Nikolić, M. A. Horowitz, and R. W. Brodersen, “Methods for true energy-performance optimization,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1282–1293, 2004.
Pavankumar Bikki and P Karuppanan, Analysis of Low power and Small swing self-biasing CMOS design, Far East Journal of Electronics and Communication, Vol 3, pp 245-261, 2016.
S. W. Sun and P. G. Y. Tsui, “Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation,” IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 947–949, 1995.
V. De and S. Borkar, “Technology and Design Challenges for Low Power and High Performance,” Proceeding Int. Symp. Low Power Electron. Des., pp. 163–168, 1999.
M. A. Al-Absi, “Low Voltage and Low Power Current-Mode Divider and 1/X Circuit Using MOS Transistor in Subthreshold,” Arab. J. Sci. Eng., vol. 38, no. 9, pp. 2411–2414, 2013.
M. Alioto, G. Palumbo, and M. Pennisi, “Understanding the effect of process variations on the delay of static and domino logic,” IEEE Trans. Very Large Scale Integr. Syst., vol. 18, no. 5, pp. 697–710, 2010.
Pavankumar Bikki and P Karuppanan, Low Power and High Performance Multi-Vth Dual Mode Logic Design, 11th International Conference on Industrial and Information Systems, IIT-Roorkee, 2016. doi:10.1109/ICIINFS.2016.8262985
F. Moradi, T. Vu Cao, E. I. Vatajelu, A. Peiravi, H. Mahmoodi, and D. T. Wisland, “Domino logic designs for high-performance and leakage-tolerant applications,” Integr. VLSI J., vol. 46, no. 3, pp. 247–254, 2013.
Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, and J. G. Chung, “A novel multiplexer-based low-power full adder,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 51, no. 7, pp. 345–348, 2004.
S. Yuan, Y. Li, Y. Yuan, and Y. Liu, “Pass transistor with dual threshold voltage domino logic design using standby switch for reduced subthreshold leakage current,” Microelectronics J., vol. 44, no. 12, pp. 1099–1106, 2013.
A. Peiravi and M. Asyaei, “Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates,” IEEE Trans. Very Large Scale Integr. Syst., vol. 21, no. 5, pp. 934–943, 2013.
I. Levi, S. Member, and A. Fish, “Dual Mode Logic — Design for Energy Efficiency and High Performance,” vol. 1, 2013.
I. Levi, A. Belenky, and A. Fish, “Logical effort for CMOS-based dual mode logic gates,” IEEE Trans. Very Large Scale Integr. Syst., vol. 22, no. 5, pp. 1042–1053, 2014.
D. Markovic, C. C. Wang, L. P. Alarcon, T. Te Liu, and J. M. Rabaey, “Ultralow-power design in near-threshold region,” Proc. IEEE, vol. 98, no. 2, pp. 237–252, 2010.
V. De, “Near-Threshold Voltage Design in Nanoscale CMOS,” p. 2012, 2012.
J. G. Delgado-Frias, Z. Zhang, and M. A. Turi, “Near-threshold CNTFET SRAM cell design with removed metallic CNT tolerance,” Proc. - IEEE Int. Symp. Circuits Syst., vol. 2015–July, no. 2, pp. 2928–2931, 2015.
H. Kaul, M. Anders, S. Hsu, A. Agarwal, and R. Krishnamurthy, “Near-Threshold Voltage ( NTV ) Design — Opportunities and Challenges.”
R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, “Near-threshold computing: Reclaiming moore’s law through energy efficient integrated circuits,” Proc. IEEE, vol. 98, no. 2, pp. 253–266, 2010.
D. M. Harris, B. Keller, J. Karl, and S. Keller, “A transregional model for near-threshold circuits with application to minimum-energy operation,” Proc. Int. Conf. Microelectron. ICM, pp. 64–67, 2010.
F. Crupi, D. Albano, M. Alioto, J. Franco, L. Selmi, J. Mitard, and G. Groeseneken, “Impact of high-mobility materials on the performance of near- and sub-threshold CMOS logic circuits,” IEEE Trans. Electron Devices, vol. 60, no. 3, pp. 972–977, 2013.
T. Sakurai and a. R. Newton, “Alpha-power law MOSFET model and its applications to CMOS inverterndelay and other formulas,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584–594, 1990.
B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, “BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors,” IEEE J. Solid-State Circuits, vol. 22, no. 4, pp. 558–566, 1987.
M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, “The effective drive current in CMOS inverters,” Dig. Int. Electron Devices Meet., pp. 121–124, 2002.
B. H. Calhoun, A. Wang, and A. Chandrakasan, “Modeling and sizing for Minimum Energy Operation in Subthreshold Circuits,” IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778–1785, 2005.
B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, “The limit of dynamic voltage scaling and insomniac dynamic voltage scaling,” IEEE Trans. Very Large Scale Integr. Syst., vol. 13, no. 11, pp. 1239–1252, 2005.
I. Levi, A. Kaizerman, and A. Fish, “Low voltage dual mode logic: Model analysis and parameter extraction,” Microelectronics J., vol. 44, no. 6, pp. 553–560, 2013.
M. Asyaei, “A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology,” Integr. VLSI J., vol. 51, pp. 61–71, 2015.
J. C. Park, V. J. Mooney, and P. Pfeiffenberger, “Sleepy stack reduction of leakage power,” Lect. notes Comput. Sci., vol. 14, no. 11, pp. 148–158, 2004.
M. C. Johnson, D. Somasekhar, L. Y. Chiou, and K. Roy, “Leakage control with efficient use of transistor stacks in single threshold CMOS,” IEEE Trans. Very Large Scale Integr. Syst., vol. 10, no. 1, pp. 1–5, 2002.
B. H. Calhoun, F. A. Honoré, and A. P. Chandrakasan, “A leakage reduction methodology for distributed MTCMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 818–826, 2004.
Downloads
Published
Issue
Section
License
Copyright (c) 2019 International Journal of Electronics and Telecommunications
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
1. License
The non-commercial use of the article will be governed by the Creative Commons Attribution license as currently displayed on https://creativecommons.org/licenses/by/4.0/.
2. Author’s Warranties
The author warrants that the article is original, written by stated author/s, has not been published before, contains no unlawful statements, does not infringe the rights of others, is subject to copyright that is vested exclusively in the author and free of any third party rights, and that any necessary written permissions to quote from other sources have been obtained by the author/s. The undersigned also warrants that the manuscript (or its essential substance) has not been published other than as an abstract or doctorate thesis and has not been submitted for consideration elsewhere, for print, electronic or digital publication.
3. User Rights
Under the Creative Commons Attribution license, the author(s) and users are free to share (copy, distribute and transmit the contribution) under the following conditions: 1. they must attribute the contribution in the manner specified by the author or licensor, 2. they may alter, transform, or build upon this work, 3. they may use this contribution for commercial purposes.
4. Rights of Authors
Authors retain the following rights:
- copyright, and other proprietary rights relating to the article, such as patent rights,
- the right to use the substance of the article in own future works, including lectures and books,
- the right to reproduce the article for own purposes, provided the copies are not offered for sale,
- the right to self-archive the article
- the right to supervision over the integrity of the content of the work and its fair use.
5. Co-Authorship
If the article was prepared jointly with other authors, the signatory of this form warrants that he/she has been authorized by all co-authors to sign this agreement on their behalf, and agrees to inform his/her co-authors of the terms of this agreement.
6. Termination
This agreement can be terminated by the author or the Journal Owner upon two months’ notice where the other party has materially breached this agreement and failed to remedy such breach within a month of being given the terminating party’s notice requesting such breach to be remedied. No breach or violation of this agreement will cause this agreement or any license granted in it to terminate automatically or affect the definition of the Journal Owner. The author and the Journal Owner may agree to terminate this agreement at any time. This agreement or any license granted in it cannot be terminated otherwise than in accordance with this section 6. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
7. Royalties
This agreement entitles the author to no royalties or other fees. To such extent as legally permissible, the author waives his or her right to collect royalties relative to the article in respect of any use of the article by the Journal Owner or its sublicensee.
8. Miscellaneous
The Journal Owner will publish the article (or have it published) in the Journal if the article’s editorial process is successfully completed and the Journal Owner or its sublicensee has become obligated to have the article published. Where such obligation depends on the payment of a fee, it shall not be deemed to exist until such time as that fee is paid. The Journal Owner may conform the article to a style of punctuation, spelling, capitalization and usage that it deems appropriate. The Journal Owner will be allowed to sublicense the rights that are licensed to it under this agreement. This agreement will be governed by the laws of Poland.
By signing this License, Author(s) warrant(s) that they have the full power to enter into this agreement. This License shall remain in effect throughout the term of copyright in the Work and may not be revoked without the express written consent of both parties.
