FPGA Implemetation of Acquisition phase of the GPS Receiver using XSG
Abstract
Full Text:
PDFReferences
GuochangXu and YanXu, GPS: THEORY, ALORITHMS AND APPLICATIONS, 3rd ed. 2016.
K. Borre and D. Akos., “A Software-Defined GPS and GALILEO Rceiver – A Single-Frequency Approach,” Birkhauser, New York, 2006.
G. Hamza, AbdelhaliemZekry, and IbrahimMotawie, “Implementation of a Complete GPS Receiver using Simulink,” IEEE Circits Syst. Mag., 2009.
M.ElHawary, G.Gomah, A.Zekry, and I.Hafez, “Simulation of the E1 and E6 Galileo Signals using SIMULINK,” Int. J. Comput. Appl., vol. 88, 2014.
M.ElHawary, “Signal Simulator for Global Navigation Satellite System,” Ain Shams University, 2014.
G. G. Hamza, Abdelhaliem A.Zekry, and M. M. N., “Implementation of a Complete GPS Receiver on the C6713 DSP through Simulink,” J. Glob. Position. Syst., vol. 8, 2009.
Gihan Gomah Hamza, “Enhancing the Time Measurement Accuracy of GPS receiver,” Ain Shams University, 2009.
“http://www.ti.com/tool/TMDSDSK6713#technicaldocuments.”
D. Siboniyo, “FPGA-based data acquisition system for GNSS receiver for LEO-satellites application,” Arctic University of Norway, 2017.
System Generator for DSP Reference Guide, UG638, 14.1. April 2012.
System Generator for DSP User Guide, UG640, 14.1. April 2012.
System Generator for DSP User Guide, UG638, 14.2. July 2012.
System Generator for DSP User Guide, UG640, 14.3. October 2012.
System Generator for DSP Reference Guide, UG638, 14.5. March 2013.
J.Tian,W.Ye,S.Lin, and Z.Hua, “Software defined radio GNSS receiver design over single DSP platform,” in Proc. 10th Int. Symp. Spread Spectrum Techniques and Applications (ISSSTA08), 2008, pp.37-41.
PabloE.Leibovich, JuanG.Díaz, and P. R. JavierG.García, “Dedicated hardware for FFT based fast acquisition of GNSS signals,” IEEE 6th Lat. Am. Symp. Circuits Syst., 2015.
A. Shukla, “Hardware Implementation of Real time ECG Analysis algorithms,” Hawaii University, 2008.
PirajFozoonmayeh, “A practical approach to DSP algorithms using FPGA devices,” Simon Fraser University, 2011.
R. T. Bone, “FPGA design of a hardware efficient pipelined FFT processor,” Wright State University, 2008.
Refbacks
- There are currently no refbacks.
International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences
eISSN: 2300-1933