Build Testbenches for Verification in Shift Register ICs using SystemVerilog


  • Widianto Widianto University of Muhammadiyah Malang
  • M. Chasrun H. University of Muhammadiyah Malang
  • Robert Lis Wroclaw University of Science and Technology


A testbench is built to verify a functionality of a shift register IC (Integrated Circuit) from stuck-at-faults, stuck-at-1 as well as stuck-at-0. The testbench is supported by components, i.e., generator, interface, driver, monitor, scoreboard, environment, test, and testbench top. The IC consists of sequential logic circuits of D-type flip-flops. The faults may occur at interconnects between the circuits inside the IC. In order to examine the functionality from the faults, both the testbench and the IC are designed using SystemVerilog and simulated using Questasim simulator. Simulation results show the faults may be detected by the testbench. Moreover, the detected faults may be indicated by error statements in transcript results of the simulator


T. Ndjountche, Digital Electronics 2: Sequential and Arithmetic Logic Circuits. 2016.

G. Nithya and M. Ramaswamy, “Very large scale integrated solution for stuck at faults in synchronous sequential circuits,” J. Comput. Theor. Nanosci., vol. 16, no. 4, 2019,

A. A. Abou-Auf, M. M. Abdel-Aziz, M. A. Abdel-Aziz, and A. A. Ammar, “Fault Modeling and Worst Case Test Vector Generation for Flash-Based FPGAs Exposed to Total Dose,” IEEE Trans. Nucl. Sci., vol. 64, no. 8, 2017,

D. Addala, P. Teja, and S. Saxena, “Fault simulation algorithm for transistor single stuck short faults,” in Intelligent Circuits and Systems, 2021.

H. M. Gaur, A. K. Singh, and U. Ghanekar, “Design for Stuck-at Fault Testability in Toffoli–Fredkin Reversible Circuits,” Natl. Acad. Sci. Lett., vol. 44, no. 3, 2021,

P. Wang, A. M. Gharehbaghi, and M. Fujita, “An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 39, no. 10, 2020,

P. Wang, A. M. Gharehbaghi, and M. Fujita, “An Incremental Automatic Test Pattern Generation Method for Multiple Stuck-at Faults,” in Proceedings of the IEEE VLSI Test Symposium, 2019, vol. 2019-April,

P. Wang, A. M. Gharehbaghi, and M. Fujita, “Automatic Test Pattern Generation for Double Stuck-at Faults Based on Test Patterns of Single Faults,” in Proceedings - International Symposium on Quality Electronic Design, ISQED, 2019, vol. 2019-March,

B. Alizadeh and S. R. Sharafinejad, “Incremental SAT-Based Accurate Auto-Correction of Sequential Circuits Through Automatic Test Pattern Generation,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 38, no. 2, 2019,

Y. Ogasahara et al., “Implementation of pseudo-linear feedback shift register-based physical unclonable functions on silicon and sufficient

Challenge–Response pair acquisition using Built-In Self-Test before shipping,” Integration, vol. 71, 2020,

V. Shivakumar, C. Senthilpari, and Z. Yusoff, “A Low-Power and Area-Efficient Design of a Weighted Pseudorandom Test-Pattern Generator for a Test-Per-Scan Built-in Self-Test Architecture,” IEEE Access, vol. 9, 2021,

M. Sharma and J. Dhanoa, “Smart Logic Built in Self-Test in SOC,” 2020,


T. D. Prasad and B. R. Babu, “Design and Simulation of SPI Master / Slave Using Verilog HDL,” Int. J. Sci. Res., vol. 3, no. 8, 2014.

P. Flake, P. Moorby, S. Golson, A. Salz, and S. Davidmann, “Verilog HDL and its ancestors and descendants,” Proc. ACM Program. Lang., vol. 4, no. HOPL, 2020,

M. Qiu, S. Yu, Y. Wen, J. Lü, J. He, and Z. Lin, “Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control,” Int. J. Bifurc. Chaos, vol. 27, no. 3, 2017,

M. W. Anwar, M. Rashid, F. Azam, and M. Kashif, “Model-based design verification for embedded systems through SVOCL: an OCL extension for SystemVerilog,” Des. Autom. Embed. Syst., vol. 21, no. 1, 2017,

K. K. Yadu and R. Bhakthavatchalu, “Block Level SoC Verification Using Systemverilog,” 2019,

M. W. Anwar, M. Rashid, F. Azam, M. Kashif, and W. H. Butt, “A model-driven framework for design and verification of embedded systems through SystemVerilog,” Des. Autom. Embed. Syst., vol. 23, no. 3–4, 2019,

A. A. Vivekananda and E. Enoiu, “Automated test case generation for digital system designs: A mapping study on vhdl, verilog, and systemverilog description languages,” Designs, vol. 4, no. 3, 2020,

“Design and Verification of UART using System Verilog,” Int. J. Eng. Adv. Technol., vol. 9, no. 5, 2020,

K. Benefits, “Industry’s Highest Performance Simulation Solution,” Synopsys, 2020.

L. A. Kadlubowski and P. Kmon, “Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array,” 2021,

D. Ahlawat and N. Kr. Shukla, “Performance Analysis of Verilog Directed Testbench vs Constrained Random SystemVerilog Testbench,” Int. J. Comput. Appl., vol. 118, no. 22, 2015,

B. Chinna Munaiah and S. M. Shamsheer Daula, “Design and verification of advanced high-performance bus lite protocol using questa sim,” J. Adv. Res. Dyn. Control Syst., vol. 11, no. 9 Special Issue, 2019,






VHDL, Hardware Intelligence