Lightweight PUF-Based Gate Replacement Technique to Reduce Leakage of Information through Power Profile Analysis
Abstract
Full Text:
PDFReferences
Swarup Bhunia., Michael S. Hsiao., Mainak Banga., Seetharam Narasimhan. (2014.): Hardware Trojan Attacks: Threat Analysis and Countermeasures. In: Proceedings of IEEE, Vol.102, No.8. DOI: 10.1109/JPROC.2014.2334493
Masoud Rostami., Farinaz Koushanfar., and Ramesh Karri.(2014.): A Primer on Hardware Security: Models,Methods, and Metrics. In: Proceedings of IEEE, Vol.102, No.8. DOI: 10.1109/JPROC.2014.2335155
Seetharam Narasimhan., Rajat Subhra Chakraborty., Swarup Chakraborty.(2012) Hardware IP Protection During Evaluation Using Embedded Sequential Trojan. In: IEEE Design and Test of Computers, Vol.29, pp. 70-79. DOI: 10.1109/MDT.2012.2205997
Yier Jin., Nathan Kupp., and Yiorgos Makris.(2009) Experiences in Hardware Trojan Design and Implementation. In: IEEE International Workshop On Hardware-Oriented Security and Trust, pp 50-57. DOI: 10.1109/HST.2009.5224971
Yuyu Zhang., Guoxi Wang., Yufeng Ma., Jingwen Li. (2011) A Comprehensive Design Method Based on WDDL and Dynamic Cryptosystem to Resist DPA Attack. In: International Conference on Intelligence Science and Information Engineering, pg. 333-336. DOI: 10.1109/ISIE.2011.145
Nianhao Zhu., Yujie Zhou., and Hongming Liu.( 2015) A Novel Way to Implement WDDL Logic to Resist Power Analysis Attack in Algorithm Level. In: Applied Mathematics and Information Sciences, Vol.9, No. 1, pg. 269-280. DOI:10.12785/amis/010133
Zhimin Chen., Ambuj Sinha., and Patrick Schaumont.(2013) Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks. In: IEEE Transactions on Computers, Vol. 62, No. 1. DOI: 10.1109/TC.2011.225. DOI: 10.1109/TC.2011.225
Behnam Khaleghi., Ali Ahari., Hossein Asadi., and Siavash Bayat-Sarmadi.(2015) FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic. In: IEEE Embedded Systems Letters, Vol. 7, No. 2. DOI: 10.1109/LES.2015.2406791
Yier Jin., Xiaolong Guo., Raj Gautam Dutta., Mohammad-Mahdi Bidmeshki., Yiorgos Makris (2017) Data Secrecy Protection Through Information Flow Tracking in Proof-Carrying Hardware IP Part I: Framework Fundamentals. In: IEEE Transactions on Information Forensics And Security, Vol. 12, No. 10. DOI: 10.1109/TIFS.2017.2707323
Tushar Singh Chouhan (2015) Implementation of PRESENT Cryptographical Algorithm for the Encryption of Messages in NETFPGA. In: International Conference on Computational Intelligence and Communication Networks, pg. 1115-1119. DOI: 10.1109/CICN.2015.219
Massimo Alioto., Massimo Poli., and Santina Rocch (2010) A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 5. DOI: 10.1109/TVLSI.2009.2015327
N. Avirneni., and A. Somani (2013) Countering Power Analysis Attacks using Reliable and Aggressive Designs. In: IEEE Transactions on Computers, pg. 1-10. DOI: 10.1109/TC.2013.9
Xiaoming Chen., Qiaoyi Liu., Yu Wang., Qiang Xu., and Huazhong Yang (2017) Low-Overhead Implementation of Logic Encryption Using Gate Replacement Techniques. In: 18th International Symposium on Quality Electronic Design (ISQED), pg. 257-263. DOI: 10.1109/ISQED.2017.7918325
Shiva Prasad R, Anirudh Siripagada., Santthosh Selvaraj., Mohankumar N(2018) “Random Seeding LFSR based TRNG for Hardware Security Applications” In: Second International Conference on Integrated Intelligent Computing, Communication and Security(ICIIC). DOI:10.1007/978-981-10-8797-4-44.
Ali Sadr., Mostafa Zolfaghari-Nejad (2012) Physical Unclonable Function (PUF) Based Random Number Generator. In: Advanced Computing: An International Journal ( ACIJ ), Vol.3, No.2.
Abhranil Maiti., Raghunandan Nagesh., Anand Reddy., Patrick Schaumont(2009) Physical Unclonable Function and True Random Number Generator: a Compact and Scalable implementation. In: the 19th ACM Great Lakes symposium on VLSI. https://doi.org/10.1145/1531542.1531639
Kumar, A.V., Bharathi, S., Meghana, C., Anusha, K., & Priyatharishini, M. (2019). Toggle Count Based Logic Obfuscation. 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), 809-814. DOI: 10.1109/ICECA.2019.8821935
V. A. Deepak, M. Priyatharishini, M. Nirmala Devi (2019)", Design Protection Using Logic Encryption and Scan-Chain Obfuscation Techniques", International Journal of Electronics and Telecommunications, Volume 65, Issue 3, Pages 389 – 396. DOI: 10.24425/ijet.2019.129790
S. Sankaran, S. Shivshankar and K. Nimmy,(2018),"LHPUF: Lightweight Hybrid PUF for Enhanced Security in Internet of Things," 2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), pp. 275-278, doi: 10.1109/iSES.2018.00066.
A. Cui, C. H. Chang, W. Zhou and Y. Zheng, (2021), "A New PUF Based Lock and Key Solution for Secure In-field Testing of Cryptographic Chips," in IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 2, pp. 1095-1105, doi: 10.1109/TETC.2019.2903387.
U. Rührmair and M. van Dijk, (2013), "PUFs in Security Protocols: Attack Models and Security Evaluations," 2013 IEEE Symposium on Security and Privacy, Berkeley, CA, pp. 286-300, doi: 10.1109/SP.2013.27.
Krzysztof Szczypiorski (2020) "Cyber(in)security", International Journal of Electronics and Telecommunications, Volume 66, Issue 1, Pages 243-248. DOI: 10.24425/ijet.2020.131870
Refbacks
- There are currently no refbacks.
International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences
eISSN: 2300-1933