Designing Method of Compact n-to-2n Decoders
Abstract
Full Text:
PDFReferences
J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Upper Saddle River, NJ: Pearson Prentice Hall, 2003.
M. A. Turi and J. G. Delgado-Frias, “High-performance low-power selective precharge schemes for address decoder,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 9, pp. 917-621, September 2008. [Web of Science]
Y. Ren, M. Gansen, and T. Noll, “Low power 6T-SRAM with tree address decoder using a new equalizer precharge scheme,” in Proceedings of IEEE International System-on-Chip Conference, Niagara Falls, USA, 12-14 September 2012, pp. 224-229.
M. M. Mano and C. R. Kime, Logic and Computer Design Fundamental, 3rd ed. Upper Saddle River, NJ: Pearson Prentice Hall, 2004, pp. 148-151.
I. Brzozowski, Ł. Zachara, and A. Kos, “Universal Design Method of n-to-2n decoders,” in Proceedings of International Conference MIXDES 2013, Gdynia, Poland, June 2013.
I. Brzozowski and A. Kos, “A new approach to power estimation and reduction in CMOS digital circuits,” Integration, the VLSI Journal, vol. 41, pp. 219-237, February 2008, Issue 2. [Web of Science]
I. Brzozowski and A. Kos, “Calculation Methods of New Circuit Activity Measure for Low Power Modeling,” in Proceedings of International Conference on Signals and Electronic Systems (ICSES), Krakw, Poland, September 2008, pp. 133-136.
Refbacks
- There are currently no refbacks.
International Journal of Electronics and Telecommunications
is a periodical of Electronics and Telecommunications Committee
of Polish Academy of Sciences
eISSN: 2300-1933